The IC 24LC01/24LC02 uses the I2C addressing proto- col and 2-wire serial interface which includes a bidirec- tional serial data bus synchronized by a clock. Microchip 24LC02 EEPROM are available at Mouser Electronics. Mouser offers inventory, pricing, & datasheets for Microchip 24LC02 EEPROM. Description, Bit/Bit Serial EePROM Write Protect Memory Chips. Company, Pronics. Datasheet, Download 24LC02 datasheet. Quote. Find where to.
|Published (Last):||27 March 2012|
|PDF File Size:||20.27 Mb|
|ePub File Size:||20.7 Mb|
|Price:||Free* [*Free Regsitration Required]|
Search field Part name Part description. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices.
24LC02 (Holtek) – 1K/2K 2-Wire CMOS Serial EEPROM | eet
Instead, after the EEPROM ac- knowledges the receipt datsheet the first data word, the microcontroller can transmit up to seven more data words. After this period the first clock pulse is generated. If the device is still busy with the.
Data Input Setup Time. Characteristics Functional Description Timing Diagrams. These three bits must compare datahseet their corresponding hard-wired input pins. Hardware controlled write protection. A read operation is initi- ated if this bit is high and a write operation is initiated if this bit is low. A write operation requires an 8-bit data word address following the device address word and acknowledgment.
HTTP This page has been moved
Internally organized with 8-bit words, the 1K requires a 7-bit data word address for random word addressing. A page write is initiated the same as byte write, but the microcontroller does not send vatasheet stop condition after the first data word is clocked in.
During data transfer, the data line must remain stable whenever the clock line is high. Input Capacitance See Note. Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. The device is optimized for use in many industrial and com.
The higher data word address bits are not incremented, re- taining the memory page row location refer to Page write timing.
Internally organized with 8-bit words, the 2K requires an 8-bit data word address for random word addressing. For relative timing, refer to timing diagrams. Clock and data transition. Commerical temperature range 0. This happens during the ninth clock cycle. These are stress ratings only. Upon receipt of dattasheet ad- dress, the EEPROM will again respond with a zero and 24lc0 clock in the first 8-bit data word. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
Stresses exceeding the range specified under “Absolute Maxi.
The Datasgeet pin is bidirectional for serial data transfer. Output Valid from Clock. Output Capacitance See Note. The device address word consist of a mandatory one, zero sequence for the first four most significant bits refer to the diagram show- ing the Device Address. Serial clock data input. Partial page write allowed.
Data Input Hold Time. Data transfer may be initiated only when the. Time in which the bus must be free before a new transmission can start.
24LC02 PDF Datasheet浏览和下载
If not, the chip will datasheett to a standby state. ACK polling can be initiated immediately. Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete this feature can be used to maximize bus throughput.
The microcontroller must terminate the page write sequence with a stop condition. After receiving datashfet 8-bit data word, the EEPROM will output a zero and the address- ing device, such as a microcontroller, must terminate the write sequence with a stop con- dition. Write operation with built-in timer.